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I. INTRODUCTION
In recent years, considerable research interest has grown in the area of organic thin film transistors (OTFTs) for a variety of potential applications in large-area, flexible electronics, such as smart cards, radio frequency identification (RFID) tags, and sensors. [1] [2] [3] The initial works of OTFTs were carried out with oligomer types of thiophene such as sexithiophene and its alkylated derivatives thiophene oligomer a-hexathienylene (a-6T) and a, x di(hexyl)sexithiophene. 4, 5 Subsequently however, physical vapour techniques were employed for the deposition of small molecules and oligomers such as ligothiophene and oligofluorene derivatives metallophthalocyanines and acenes (pentacene and tetracene). 6 This high temperature method produces polycrystalline structures of active layers, limiting the device performance in terms of carrier mobility, on-off ratios, and threshold voltage. 7 In order to meet the challenges for industrial exploitation, intense efforts have been spent on the design and synthesis of a broad range of chemically tunable organic semiconductors for low processing temperature deposition on mechanically flat plastic substrates with a view to producing greatly improved device performance. 8 Phthalocyanines (Pcs), referred to above, are organic macrocyclic compounds that contain a conjugated cyclic 18 p-electron system. They are non-toxic chromophores that are used in a range of applications from industrial pigments to photodynamic agents in cancer therapy, photosensitizers in photocopiers, and as a component in compact discs. They were amongst the earliest organic compounds known to possess semiconducting properties (p-type) and are now recognised to offer tremendous scope for developing field effect transistors with charge carrier mobility up to 1 cm 2 V -1 s À1 , 9 solar cells of power conversion efficiencies larger than 5%, 10 and smart sensors for environmental pollution monitoring and biodetection at the ppb level.
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Fabrication of phthalocyanines as thin films has largely exploited vapor deposition techniques. Post-deposition thermal annealing is often required to achieve highly ordered film morphology. Thus, photoresponsive OTFTs have been fabricated using vacuum deposited palladium phthalocyanine (PdPc) films on Si/SiO 2 substrates for highly sensitive optical transducers and image sensors. PdPc is reported to have a more efficient exciton diffusion than copper phthalocyanine (CuPc) and zinc phthalocyanine (ZnPc). 12 Apart from their interest in optoelectronics, PdPc thin films offer good chemical sensing properties, with fast response times, high base line stability, and enhanced sensitivity. 13 The film deposition techniques referred to above are not readily compatible with the requirements for the development of large area, low cost, printable plastic electronics. However, solvent soluble phthalocyanines have been developed through the incorporation of various substituents on the fundamental ring system, examples of which include alkyl, alkoxy, or alkoxymethyl chains at some or all of the sixteen sites on the benzenoid rings. Suitable substituted Pc molecules are readily soluble in common organic solvents including tetrahydrofuran, hydrocarbons such as petrol and toluene, and chlorohydrocarbons such as dichloromethane and chloroform. This type of solubility makes them ideal for deposition as well-ordered thin films by using spin coating methods. Particular sets of substituents on the phthalocyanine nucleus can promote the formation of the rare discotic nematic mesophase and/or liquid crystalline columnar mesophase behaviour. 14 In this work, we report the performance of bottom gate OTFTs using the spin coated films of a novel palladium phthalocyanine derivative bearing eight hexyl chains at the so-called non-peripheral (1, 4, 8, 11, 15, 18, 22, 25) sites and referred to hereafter as PdPc 6 . The chemical structure of the molecule and device configuration are shown in Fig. 1 were reported for as-deposited and annealed films, respectively, of similarly substituted CuPc active layer. The high mobility value was partly attributed to the edge-on orientation of the CuPc molecules in the thin film and the relatively large average grain size of 62 nm. 15 Our objectives are to study the role of thermal annealing on the optimization of a PdPc 6 OTFT and to determine relations, if they exist, between the molecular reorganization in the semiconductor, that arises from the annealing, and the electrical characteristics of the transistor. In order to establish this link, two different methods are combined: differential scanning calorimetry (DSC) is applied to the material and electrical characterization methods are applied to the transistor. In order to study the optimization of OTFTs with annealing or other physical or chemical treatments, electrical characterization is frequently employed. [16] [17] [18] [19] [20] [21] However, the contact effects of the transistors have not received satisfactory attention. The morphological changes that take place during the annealing process affect all the semiconducting regions of the device, including both the active conducting layer and the contact regions of the transistor. The contact regions of an OTFT deteriorate its electrical performance but at the same time are a very sensitive part of the device. [22] [23] [24] [25] [26] [27] [28] [29] [30] In this regard, the characterization of the contact regions can provide useful information about the semiconductor itself. In the case under study, this information provides the way to link the effect of the annealing process on the electrical performance of the OTFT and the mesophase behavior of the organic material. In this work, we describe the evolution of the drain-current vs. contact-voltage (I D À V C ) curves with the annealing temperature. The contact I D À V C curves are extracted from output characteristics of the transistor by means of a compact model that considers the effect of the contacts and a gate-voltage dependent mobility. 31, 32 II. EXPERIMENTAL METHODS 1,4,8,11,15,18,22,25-octakis(hexyl)palladium phthalocyanine (PdPc 6 ) [ Fig. 1(a) ] is a novel phthalocyanine derivative and was prepared by metal insertion into the metal free derivative according to literature procedures using other metal salts. 33 In the typical experiment, palladium(II) acetate was added to a stirred solution of metal-free 1, 4,8,11,15,18,22,25- octakis(hexyl)phthalocyanine in 1-pentanol heated to reflux. The colour of the solution changed from green to blue. After 90 min, the solution was cooled, the solvent evaporated, and the residue, PdPc 6 , was purified by column chromatography.
A Perkin-Elmer differential scanning calorimeter was used to measure the mesophase behaviour as a bulk material of the PdPc 6 sample. The precise change in thermal properties of the spun coated sample was optimized by collecting the powder from a dried spun sample. The calorimetry operated with a nitrogen flow of 10 cm 3 min
À1
. Prior to measurements, the temperature of the calorimeter was calibrated. The sample was packed into a specially designed aluminium crucible that was hermetically sealed at 10 MPa pressure. An empty aluminium pan was used for reference. Measurement conditions were set with heating and cooling rate of 10 C/min. As shown in Fig. 1(b) , a bottom gate bottom contact (inverted) OTFT with the ratio of channel width (W) to channel length (L) of 200 was fabricated using a 70 nm thick spin coated film of PdPc 6 and 250 nm thick silicon dioxide (SiO 2 ) as the active layer and the gate dielectric layer, respectively, on the highly doped Si (110) gate electrode. Titanium/gold thin films were used for the source/drain electrodes. The gate SiO 2 dielectric was passivated with an octadecyltrichlorosilane (OTS) self-assembled monolayer. The complete protocols of the substrate cleaning, electrode deposition, and surface passivation were given in a previous publication. 34 Twenty OTFT devices were prepared at the same time and these devices were annealed at four different temperatures over the range between 50 C and 200 C in a tubular furnace under vacuum of $2 Â 10 -7 Torr and then gradually cooled down to room temperature at the rate of 1 C/min. Measurements were repeated on similarly prepared structures with a view to examine the reproducibility of the characteristics. The surface topographical information of the spin coated PdPc 6 thin film was examined in the tapping mode using the Digital Nanoscope III, Atomic Force Microscope (AFM). A cantilever tip (Silicon, NSC15/AIBS, Mikromasch, force constant k ¼ 46 N/m) with cantilever resonance frequency at 390 kHz was used as the measuring probe. High resolution images of 512 Â 512 pixels with a scan size of 5 Â 5 lm 2 were obtained.
III. RESULTS AND DISCUSSION
Experimental results are presented along with their interpretation in order to identify the mechanisms responsible for the charge transport mechanism in bottom gated OTFTs employing a 70 nm thick liquid crystalline PdPc 6 film. New information has been elucidated from careful comparison of values of physical parameters estimated in this investigation with published data.
A. Morphology and liquid crystalline behavior of PdPc 6
The DSC scans of as-prepared PdPc 6 powder are shown in Fig. 2 for both endothermic (heating) and exothermic (cooling) cycles. In the heating cycle, two thermally induced melts exhibited about 192 C and 239 C suggesting that different polymorphs were present. The initial broad endothermic transition at 192 C during the heating cycle is the crystal to columnar mesophase transition. The second transition at about 239 C is associated with transition from mesophase to isotropic liquid phase. Two transitions exhibited during the cooling cycle $235 C and 153 C are related to the mesophase formation and re-crystallization of PdPc 6 respectively. The peak at 153 C is comparatively intense indicating the complete recrystallization of PdPc 6 . Transition temperatures are in broad agreement with those of other similarly substituted metallated phthalocyanines in the literature. 35, 36 The effect of the post-deposition annealing on the surface morphology of the PdPc 6 active layer is clearly visible from the atomic force images shown in Fig. 3 . A void free, compact, and small flexible fiber like morphology can be clearly seen from of the as-deposited films [ Fig. 3(a) ]. Thermal treatment at 50 C caused agglomeration of small fibers to form small flexible clusters [ Fig. 3(b) ]. The cluster size has been found to be increased upon annealing of the film at 100 C [ Fig. 3(c) ]. The annealing at the higher temperatures of 150 C and 200 C gave rise to morphologies containing large sheets Figs. 3(d) and 3(e). All films were found to have adhered well to the substrate. Values of average particle/cluster size along with roughness data are summarized in Table I . The particle size is found to increase monotonically with annealing temperature from 0.3 lm for as deposited layer to 2.0 lm for the layer annealed at 200 C. A similar coagulation of grains has been reported for copper phthalocyanine active layers. 15, 37 The surface roughness in terms of the peak to peak height of PdPc 6 layer annealed at 200 C is found to be much higher than that of as-deposited film, indicating the presence of voids possibly due to the desorption of organic molecules at high annealing temperature.
B. Electrical behavior of PdPc 6 based OTFTs
Theory
The electrical characterization of the PdPc 6 based OTFTs is done with a generic charge drift model 31 which includes the voltage drop at the source contact (V S V C , the source terminal is assumed grounded) and an electric field dependent mobility
where V G is the gate-terminal voltage, V D is the drain-terminal voltage or voltage drop between the drain and the source terminals, V T is the threshold voltage, c is the mobility enhancement factor, k o ¼ WC i l o =L, W is the channel width, L is the channel length, C i is the capacitance per unit surface of the oxide,
, and l o is the mobility-related parameter. In order to provide a single value for the voltage dependent mobility, which its dimension is expressed as cm 2 =ðV 1þc sÞ, the mobility is evaluated at
. This model reflects the fact that the voltage drop at the drain contact is small in comparison to the voltage drop at the source contact. 41 Thus, the applied voltage between the drain and source terminals V D can be split in the voltage drop along the intrinsic channel V DS ¼ V D -V S plus the voltage drop along the contact region V S V C [ Fig. 2(d 
The H VG function can be evaluated in the linear and saturation modes. In the saturation mode, H VG is linear with
As a starting point, the H VG function is a good option to initially estimate the transistor parameters. On the one side, the values of c and V T can be extracted easily from (3) if V S ¼ 0. However, it is more difficult when V S is not zero and, in addition, V S depends on the drain current and the
On the other side, the I D À V C curves can be extracted from experimental data and (1) if the parameters c, k o , and V T are known
However, it is not frequent to know a priori the values of c, k o , and V T or the I D À V C curves at the contact region. 
To simultaneously determine the values of these three parameters and the contact I D À V C curves from experimental output characteristics, a different characterization method was proposed instead and detailed in previous works. 32, 44, 45 This characterization method pays special attention to the role of the metal-organic contact. It is observed experimentally that output characteristics measured in OTFTs with contact effects show linear or nonlinear behaviors at low drain voltages. 24, 44 The experimental output characteristics measured in this work in different annealed transistors (symbols in Fig. 4) In a metal-organic structure, a relation between the current density j and the applied voltage V C can be found by solving the transport equations in the semiconductor 25, [46] [47] [48] 
where qp(0) is the charge density at the metal-organic interface, qhpð0Þ is the free charge density (with h the ratio of free to total charge density), j ¼ I D /S, S is the cross section of the channel where current I D flows, x p is a characteristic length defined as the point from the contact interface towards the organic film, at which the charge density qp(x p ) decays to qpð0Þ= ffiffi ffi 2 p , e is the organic dielectric constant and x C is the length of the contact region in the organic material. Equation (5) was demonstrated to have two asymptotic trends: a linear or Ohmic behavior if the characteristic length x p is a few times larger than the contact length
and a quadratic behavior (Mott-Gurney law) if the characteristic length x p is much smaller than the contact length x C 25,44
Intermediate cases between these two asymptotic trends can be expressed as 
where a m is a constant. This model carries implicitly similar dependences between the contact resistance and the gate voltage can be found in previous models. [49] [50] [51] Model (9) was deduced for the cases in which the free charge density in the contact region, r contact , can be considered a fraction 1/K of the free charge density in the conducting channel, r contact ¼ r channel =K, where the free-charge surface-density, r channel , is usually expressed as r channel ¼ C i ðV G À V T Þ. 52 This relation is justified in situations in which the mobile charges in these two adjacent regions (conducting channel and contact region) start appearing at the same voltages and follow similar trends with the gate voltage. However, there may be situations in which this model (9) cannot be applied. This may indicate the presence of local non-uniformities, bulk charge traps, grain boundary traps of the organic active layer, and traps in the interface with the gate insulator that can vary between the contact region and the conducting channel. Stress produced by thermal annealing may lead to a different molecular reorganization at the contact and the conducting active regions. In our study, we analyze how the relation between M m and V G varies with the annealing temperature. The evolution of the relation M m (V G ) with the annealing temperature provides a way to detect anomalies in the distribution of mobile charges along the organic material of the transistor, including the contact region.
The combination of (1), (8) , and (9) results in a compact model that has been tested successfully in the past in OTFTs under different operating conditions (such as bias, temperature, hysteresis). 44, 45, 53, 54 Its applicability has also been checked in two dimensional field effect transistors in which the contact effects clearly affect the device performance. 55, 56 This model is now applied to characterize the set of output and transfer characteristics of the PdPc 6 based OTFTs with active layers annealed at four different temperatures. Figure 4 shows the reproducible output characteristics for the OTFTs measured at room temperature in terms of drain-source current, I D , as a function of drain voltage, V D , for gate voltages, V G , varying between À10 and À50 V with a À10 V step. C and 200 C cases, but not for the 50 C and 100 C cases. The evolution with the annealing temperature of the onoff current ratio, the mobility, l o , the threshold voltage, V T , and an estimated mean value of the contact-voltage, V S;aver , is represented in Fig. 8 . The mean value V S;aver is evaluated by averaging the contact voltage obtained at a constant value of the drain-terminal voltage (V D ¼ À6 V) and different values of the gate voltage. This definition of the mean value for the contact voltage V S;aver must be considered with care as several variables are involved in the nonlinear relation V C ðI D ; V G Þ [see (8) and Fig. 6] .
Parameter extraction
Overall, the mobility increases when the annealing temperature increases [ Fig. 8(c) ]. Initially, there is a one-order of magnitude increase at 50 C. Then, it increases more slowly up to 150 C, where a decrement is detected. At 200 C, the mobility increases again. The on-off current ratio [ Fig. 8(d) ] deteriorates with the thermal annealing until 150 C where the on-off current ratio starts improving. The evolution of the threshold voltage with the annealing temperature [ Fig. 8(a) ] shows key transitions at the same temperatures as the mobility does. The as-prepared transistor has a value of the threshold voltage around þ9 V (low negative value). The threshold value changes to high negative values (around À8 V) when the annealing temperature 2018) increases. This high negative value is maintained until 150 C, in which the threshold voltage recovers the low negative value around þ9 V (the notation "high" and "low" is referred to negative values; note the minus sign in the drain and gate voltages for these p-type transistors). Table I ). The deviation from the trend (9) for the 50 C and 100 C cases can be explained by a non-uniform molecular readjustment produced by annealing along the organic material, including the active conducting channel and the contact region. 
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; and (d) on-off current ratio. 2018) similar evolution of the mobility with the gate voltage (controlled with parameter c), and similar values for V T þ V S . As mentioned before, V S is not a constant value. However, it is significant how all the H VG functions in Fig. 9 intercept the x-axis at similar values of V T þ V S (second row from the bottom in Table I ). This experimental result confirms the observation extracted from the analysis of Figs Fig. 8(a) ] can be associated with variations of the density of traps in the organic material. 45, 57, 58 The molecular reorganization produced by the annealing in the organic material can create or eliminate traps. After the analysis of Fig. 7 , changes in the trap density are expected to take place at 50 C and 100 C. Figure 7 shows with symbols the evolution of the parameter M m with the gate voltage, which was extracted from our fitting procedure. The lines show the trend that M m would follow according to (9) for the as-prepared, 150
C and 200 C samples, with a m and V T shown in the eighth and ninth rows of Table I . The lines intercept at gate voltages close to the threshold voltage used in the model (1) and (8) for their respective samples (fifth row of Table I ). The deviation from the trend (9) for the 50 C and 100 C cases can be explained by a non-uniform molecular readjustment produced by the annealing along the organic material, being different in the active conducting channel and the contact region. This would also explain the large variation in the threshold voltage produced at 50 C and 100 C.
C. Discussion: Comparison of characterization techniques
The combined analysis of the electrical variables and parameters of the transistor shows that one group (mobility and contact voltage) improves its values at low annealing temperatures (50- An overall picture of the electrical performance of the annealed transistors can be seen in Fig. 4(f) , in which a comparison of measured (symbols) and calculated (lines) output characteristic of the five transistors at V G ¼ À40 V is shown. The best performance is obtained for the 150 C temperature. The drain current increases with the annealing temperature up to 150 C. For higher temperatures, the current starts decreasing. This is confirmed with the study of the transfer characteristics measured (symbols) and calculated (lines) at V D ¼ À5 and À40 V (Fig. 5) . The worst scenario is observed at 200
C. This is due to a deterioration of the contact region; despite the carrier mobility is the highest at this temperature. The deterioration of the contact region at 200 C is clearly observed in Fig. 6(f) .
The description of what is happening when the annealing temperature is increased is the following: at low annealing temperatures (50-100 C), the mobility increases, and the contact effects are reduced but some molecular reorganization modifies the trap density along the semiconductor, affecting differently the active channel and the contact region. This non-uniform redistribution of traps produces a change in the value of the threshold voltage toward higher negative values. At 150 C, coinciding with the transition peak associated with the re-crystallization of PdPc 6 (Fig. 2) , the semiconductor seems to reorganize uniformly the existing traps and the threshold voltage recovers a low negative value (positive in this case). A low negative threshold voltage and a high value of the mobility makes the I D À V D curves increase dramatically. At 200 C, the mobility is high, and the threshold voltage maintains its positive value. Despite these favorable factors, the transition at this temperature worsens critically the contact I D À V C curves, making the I D À V D curves decrease well under the optimum situation achieved at 150 C. This can be explained by a decrease in the free to total charge density h [and thus of the value of M m in (8) ] at 200 C annealing temperature. A lower value of h can be associated with a creation of a higher number of traps or defects coinciding with the crystal to mesophase transition detected in Fig. 2 .
The electrical characterization of annealed PdPc 6 -based OTFTs agrees well with the DSC studies of the PdPc 6 semiconductor. Main changes in the evolution of electrical parameters with the annealing temperature (Fig. 8) coincide with the transitions observed in the DSC study (Fig. 2) .
The study made in this work on PdPc 6 semiconductors can be extrapolated to other phthalocyanines such as the CuPc 6 materials studied in a previous work. 15 A comparative study between our PdPc 6 samples and the CuPc 6 devices 15 shows that the main differences between PdPc 6 and CuPc 6 are observed in the values of the transition temperatures detected in the DSC scans: the initial broad endothermic transition attributed to the crystal to columnar mesophase transition observed in the PdPc 6 DSC scan is 12 C higher than in the CuPc 6 case 15 and the intense peak observed during the cooling cycle for the PdPc 6 is 12 C lower than in the CuPc 6 case 15 implying that a more stable mesophase is formed for PdPc 6 . These differences are correlated with the differences in the electrical characteristics of PdPc 6 and CuPc 6 transistors. The evolution of the output characteristics I D À V D with the annealing temperature is similar for both transistors. Overall, when the annealing temperature increases, the drain current starts to increase, reaches a maximum at a certain temperature, and then decreases [see Fig.  4 (f) for PdPc 6 and Fig. 5 (Ref. 15) for CuPc 6 ]. The difference between PdPc 6 and CuPc 6 transistors is just the value of this maximum, which is higher for the PdPc 6 case, in agreement with the also higher temperature at which the crystal to columnar mesophase transition takes place. Values of the order of tens of microamperes are obtained in PdPc 6 and CuPc 6 (Ref. 15 ) transistors, being slightly greater for the CuPc 6 transistors. Accordingly, the values of the carrier mobility should be slightly higher in the CuPc 6 than in the PdPc 6 . The values of the carrier mobility determined experimentally should also reflect this fact. However, this would occur only if the same extraction procedures and electrical models were used in both cases. Otherwise, if the value of the carrier mobility is extracted without considering the contacts effects, this value can be overestimated several orders of magnitude as demonstrated in Ref. 53 . This would explain the differences reported for the values of the carrier mobility in CuPc 6 transistors 15 and the ones reported for the PdPc 6 transistors in this work.
IV. CONCLUSIONS
Annealed OTFTs based on a solution-processable material with a thermotropic mesophase, PdPc 6 , have been investigated. The combined analysis of the electrical characteristics of annealed PdPc 6 -based OTFTs and differential scanning calorimetry on PdPc 6 bulk materials has established a relation between the morphologic changes produced in the organic materials and the electrical parameters of the transistor. Annealing at low temperatures produces an increment of the charge carrier mobility and also a modification in the number of traps that increases the value of the threshold voltage. Their combined effect is the origin of electrical changes in the transistors. At intermediate annealing temperatures, close to but below the transition to a columnar liquid crystal, the transistor operates in optimal conditions with the highest values of the drain current. At higher annealing temperatures, the transistors deteriorate due to an increase in the contact effects, even though the values of the carrier mobility and threshold voltage are favorable to achieve high currents in the transistor. This deterioration takes place at a temperature where PdPc 6 forms exclusively its columnar mesophase. Overall, the combination of different characterization techniques allows for finding the optimum annealing temperature for the best electrical performance. In this study, the use of a compact model that takes into account the contact effects of the transistor has been essential for establishing the link between morphological and electrical changes in annealed transistors. Solution processed PdPc 6 molecules can be exploited for low cost fabrication of active devices for large area display and sensor technologies.
